Skip to content

Question on submodular constraints #188

@bermanmaxim

Description

@bermanmaxim

Hello, I have a question on submodular (negativity) constraints

Looking for instance this test example test_one_slack_ssvm.py#L150, why is enforcing
w[5]<0
sufficient to enforce submodularity? Shouldn't we also have
w[4]>0
w[6]>0
to guarantee that w[4] + w[6] > w[5] ?

Thanks!

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type
    No fields configured for issues without a type.

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions